


TSB572

Low-power, 2.5 MHz, RR IO, 36 V BiCMOS operational amplifier

Datasheet - production data



Features

- Low-power consumption: 380 µA typ
- Wide supply voltage: 4 V 36 V
- Rail-to-rail input and output
- Gain bandwidth product: 2.5 MHz
- Low input bias current: 30 nA max
- No phase reversal
- High tolerance to ESD: 4 kV HBM
- Extended temperature range: -40 °C to 125 °C
- Automotive grade
- Small SMD packages
- 40 V BiCMOS technology
- Enhanced stability vs. capacitive load

Applications

- Active filtering
- Audio systems
- Automotive
- Power supplies
- Industrial
- Low/High side current sensing

Description

The TSB572 dual operational amplifier offers extended voltage operating range from 4 V to 36 V and rail-to-rail input/output.

The TSB572 offers a very good speed/power consumption ratio with 2.5 MHz gain bandwidth product while consuming only 380 μ A typically at 36 V supply voltage.

Stability and robustness of the TSB572 make it an ideal solution for a wide voltage range of applications.

December 2015

DocID028308 Rev 2

This is information on a product in full production.


Contents

1	Packag	e pin connections	3
2	Absolut	te maximum ratings and operating conditions	4
3	Electric	al characteristics	5
4	Applica	tion information	17
	4.1	Operating voltages	17
	4.2	Input pin voltage ranges	17
	4.3	Rail-to-rail input	17
	4.4	Input offset voltage drift over temperature	18
	4.5	Long term input offset voltage drift	18
	4.6	Capacitive load	20
	4.7	PCB layout recommendations	21
	4.8	Optimized application recommendation	21
5	Package	e information	22
	5.1	MiniSO8 package information	23
	5.2	DFN8 3x3 package information	24
6	Orderin	g information	25
7	Revisio	n history	



1 Package pin connections

Figure 1: Pin connections for each package (top view)



1. Exposed pad can be left floating or connected to ground



2 Absolute maximum ratings and operating conditions

Symbol	Parameter		Value	Unit					
Vcc	Supply voltage ⁽¹⁾		40						
V_{id}	Differential input voltage ⁽²⁾		±1	V					
V_{in}	Input voltage ⁽³⁾		(V_{CC}) - 0.2 to (V_{CC}) + 0.2						
l _{in}	Input current ⁽⁴⁾	10	mA						
T _{stg}	Storage temperature		-65 to 150	°C					
Tj	Maximum junction temperature		150						
Р	Thermal resistance junction to	MiniSO8	190	°C/W					
R _{thja}	ambient ⁽⁵⁾⁽⁶⁾ DFN8 3x3		40	C/vv					
	Human body model (HBM) (7)		4	kV					
ESD	Machine model (MM) ⁽⁸⁾	100	V						
	CDM: charged device model ⁽⁹⁾		1.5	kV					

Table 1: Absolute maximum ratings

Notes:

⁽¹⁾All voltage values, except the differential voltage are with respect to network ground terminal.

⁽²⁾Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.

 ${}^{(3)}\mathsf{V}_{\mathsf{CC}}\text{-}\mathsf{V}_{\mathsf{in}}$ must not exceed 6 V, Vin must not exceed 6 V.

⁽⁴⁾Input current must be limited by a resistor in-series with the inputs.

 $^{(5)}R_{th}$ are typical values.

⁽⁶⁾Short-circuits can cause excessive heating and destructive dissipation.

⁽⁷⁾According to JEDEC standard JESD22-A114F.

Latch-up immunity

⁽⁸⁾According to JEDEC standard JESD22-A115A.

⁽⁹⁾According to ANSI/ESD STM5.3.1.

Table 2: Operating conditions

Symbol	Parameter	Value	Unit
Vcc	Supply voltage	4 to 36	V
Vicm	Common mode input voltage range	$(V_{CC}) - 0.1$ to $(V_{CC}) + 0.1$	V
T _{oper}	Operating free-air temperature range	-40 to 125	°C

mΑ

200



3 Electrical characteristics

Table 3: Electrical characteristics at Vcc = 4 V, Vicm = Vcc/2, Tamb = 25 °C, and RL connected to Vcc/2 (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
		DC performance					
	· · · · · · ·		-1.5		1.5		
Vio	Input offset voltage	-40 °C < T < 125 °C	-2.1		2.1	mV	
$\Delta V_{io}/\Delta T$	Input offset voltage drift	-40 °C < T < 125 °C		1.5	6	µV/°C	
1	lanut offerst surrout			2	15		
l _{io}	Input offset current	-40 °C < T < 125 °C			35		
	Input biog ourrent			8	30	nA	
l _{ib}	Input bias current	-40 °C < T < 125 °C			70		
CIN	Input capacitor			2		pF	
R _{IN}	Input impedance			1		ТΩ	
		V_{icm} = (V _{CC} -) to (V _{CC+}) - 1.5 V, V_{out} = V _{CC} /2	90	114			
CMR	Common mode rejection ratio 20 log ($\Delta V_{icm}/\Delta V_{io}$)	-40 °C < T < 125 °C	80				
		$V_{icm} = (V_{CC})$ to (V_{CC+}) , $V_{out} = V_{CC}/2$	75	97		dB	
		-40 °C < T < 125 °C	70				
Δ.		$R_L\text{=}$ 10 kΩ, V_{out} = 0.5 to 3.5 V	90	100			
A _{vd}	Large signal voltage gain	-40 °C < T < 125 °C	85				
Vон	High level output voltage	R _L = 10 kΩ		19	60		
VOH	(drop voltage from (V_{CC+}))	-40 °C < T < 125 °C			80	mV	
V _{OL}	Low level output voltage	R _L = 10 kΩ		12	50	IIIV	
VOL	Low level output voltage	-40 °C < T < 125 °C			70		
	l _{sink}	V _{out} = V _{CC}	20	38			
l _{out}	ISINK	-40 °C < T < 125 °C	5			mA	
out	Isource	V _{out} = 0 V	10	32			
	source	-40 °C < T < 125 °C	5				
Icc	Supply current (per channel)	No load, $V_{out} = V_{CC}/2$		340	430	μA	
ICC		-40 °C < T < 125 °C			500		
		AC performance				-	
GBP	Gain bandwidth product	$R_{L} = 10 \text{ k}\Omega, C_{L} = 100 \text{ pF}$	1.5	2.2		MHz	
301		-40 °C < T < 125 °C	1.2				
фm	Phase margin	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$		45		degrees	
Gm	Gain margin	R_L = 10 k Ω , C_L = 100 pF		5		dB	



Electrical characteristics

Electrical characteristics T								
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit		
	Negative slew rate	$V_{in} = 3.5 \text{ to } 0.5 \text{ V}, \text{ A}_v = 1, 10 \% \text{ to} 90 \%, \text{ R}_L = 10 \text{ k}\Omega, \text{ C}_L = 100 \text{ pF}$	0.50	0.78				
SR	Positive slew rate	-40 °C < T < 125 °C	0.37			V/µs		
		$V_{in} = 0.5 \text{ to } 3.5 \text{ V}, \text{ A}_v = 1, 10 \% \text{ to} 90 \%, \text{ R}_L = 10 \text{ k}\Omega, \text{ C}_L = 100 \text{ pF}$	0.50	0.89		v/µs		
		-40 °C < T < 125 °C	0.37					
	Equivalant input paisa valtaga	f = 1 kHz		20		nV/√Hz		
en	Equivalent input noise voltage	f = 0.1 Hz to 10 Hz		0.7		μVpp		
THD+N	Total harmonic distortion + noise	$ \begin{array}{l} f=1 \ kHz, \ V_{in}=3.8 \ V_{pp}, \ R_L = 10 \ k\Omega, \\ C_L = 100 \ pF \end{array} $		0.001		%		



Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
		DC performance				I
.,			-1.5		1.5	
V _{io}	Input offset voltage	-40 °C < T < 125 °C	-2.1		2.1	mV
$\Delta V_{io}/\Delta T$	Input offset voltage drift	-40 °C < T < 125 °C		1.5	6	µV/°C
	less it offent automat			2	15	
l _{io}	Input offset current	-40 °C < T < 125 °C			35	
				8	30	nA
l _{ib}	Input bias current	-40 °C < T < 125 °C			70	
CIN	Input capacitor			2		pF
R _{IN}	Input impedance			1		ТΩ
		$V_{icm} = (V_{CC})$ to (V_{CC+}) - 1.5 V, $V_{out} = V_{CC}/2$	100	123		
CMR	Common mode rejection	-40 °C < T < 125 °C	90			
	ratio 20 log ($\Delta V_{icm}/\Delta V_{io}$)	$V_{icm} = (V_{CC-})$ to (V_{CC+}) , $V_{out} = V_{CC}/2$	85	106		
		-40 °C < T < 125 °C	80			dB
0) (5	Supply voltage rejection ratio	$V_{CC} = 4$ to 12 V	90	99		
SVR	20 log ($\Delta V_{CC}/\Delta V_{io}$)	-40 °C < T < 125 °C	80			
•		R_L = 10 k Ω , V_{out} = 0.5 to 11.5 V	95	106		
A_{vd}	Large signal voltage gain	-40 °C < T < 125 °C	90			
	High level output voltage	R _L = 10 kΩ		38	100	
V _{OH}	(drop voltage from V_{CC+})	-40 °C < T < 125 °C			150	
M		R _L = 10 kΩ		16	70	mV
V _{OL}	Low level output voltage	-40 °C < T < 125 °C			90	
		V _{out} = V _{CC}	20	42		
	lsink	-40 °C < T < 125 °C	8			
lout		V _{out} = 0 V	15	35		mA
	Isource	-40 °C < T < 125 °C	7			
	Supply ourrent (per channel)	No load, $V_{out} = V_{CC}/2$		360	450	
Icc	Supply current (per channel)	-40 °C < T < 125 °C			530	μA
		AC performance				
	Coin handwidth are duct	$R_{L} = 10 \text{ k}\Omega, C_{L} = 100 \text{ pF}$	1.6	2.4		N41 I
GBP	Gain bandwidth product	-40 °C < T < 125 °C	1.3			MHz
фm	Phase margin	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$		50		degrees
Gm	Gain margin	R _L = 10 kΩ, C _L = 100 pF		6		dB

Table 4: Electrical characteristics at Vcc = 12 V, Vicm = Vcc/2, Tamb = 25 °C, and RL connected to Vcc/2 (unless otherwise specified)



Electrical characteristics

Electrical characteristics T								
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit		
	Negative slew rate	$ V_{in} = 10.5 \ to \ 1.5 \ V, \ A_v = 1, \ 10 \ \% \ to \\ 90 \ \%, \ R_L = 10 \ k\Omega, \ C_L = 100 \ pF $	0.53	0.82				
SR	Positive slew rate	-40 °C < T < 125 °C	0.40			V/uo		
		$V_{in} = 1.5 \text{ to } 10.5 \text{ V}, \text{ A}_v = 1, 10 \text{ \% to} \\ 90 \text{ \%}, \text{ R}_L = 10 \text{ k}\Omega, \text{ C}_L = 100 \text{ pF} \\ \end{cases}$	0.55	0.92		V/µs		
		-40 °C < T < 125 °C	0.40					
	Equivalent input noise	f = 1 kHz		20		nV/√Hz		
en	voltage	f = 0.1 Hz to 10 Hz		0.7		μVpp		
THD+N	Total harmonic distortion + noise	$ f = 1 \text{ kHz}, \text{V}_{\text{in}} = 7 \text{V}_{\text{pp}}, \text{R}_{\text{L}} = 10 \text{k}\Omega, \\ \text{C}_{\text{L}} = 100 \text{pF} $		0.0005		%		



Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
		DC performance					
	land offerst velteres		-1.5		1.5		
Vio	Input offset voltage	-40 °C < T < 125 °C	-2.1		2.1	mV	
$\Delta V_{io}/\Delta T$	Input offset voltage drift	-40 °C < T < 125 °C		1.5	6	μV/°C	
ΔV_{io}	Long-term input offset voltage drift ⁽¹⁾	T = 25 °C		1.5		µV/√month	
	logut offert europet			2	15		
l _{io}	Input offset current	-40 °C < T < 125 °C			35	n (
	la suit bis suite suite			8	30	nA	
l _{ib}	Input bias current	-40 °C < T < 125 °C			70		
CIN	Input capacitor			2		pF	
R _{IN}	Input impedance			1		ТΩ	
		$V_{icm} = (V_{CC}) \text{ to } (V_{CC+}) - 1.5 \text{ V},$ $V_{out} = V_{CC}/2$	105	129			
	Common mode rejection	-40 °C < T < 125 °C	95				
CMR	ratio 20 log ($\Delta V_{icm} / \Delta V_{io}$)	$V_{icm} = (V_{CC})$ to (V_{CC+}) , $V_{out} = V_{CC}/2$	95	115			
		-40 °C < T < 125 °C	90			dB	
0) (5	Supply voltage rejection	V _{CC} = 4 to 36 V	90	104			
SVR	ratio 20 log ($\Delta V_{CC}/\Delta V_{io}$)	-40 °C < T < 125 °C	85				
		R_L = 10 k Ω , V_{out} = 0.5 to 35.5 V	95	114			
A_{vd}	Large signal voltage gain	-40 °C < T < 125 °C	90				
	High level output voltage	R _L = 10 kΩ		78	150		
V _{OH}	(drop voltage from V _{CC+})	-40 °C < T < 125 °C			200		
N/		R _L = 10 kΩ		30	90	mV	
V _{OL}	Low level output voltage	-40 °C < T < 125 °C			120		
	1	$V_{out} = V_{CC}$	25	65			
	l _{sink}	-40 °C < T < 125 °C	10				
l _{out}	1	V _{out} = 0 V	20	50		mA	
	Isource	-40 °C < T < 125 °C	10				
1.	Supply current	No load, $V_{out} = V_{CC}/2$		380	470		
I _{CC}	(per channel)	-40 °C < T < 125 °C			550	μA	
		AC performance					
000	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$		1.7	2.5		N 41 1-	
GBP	Gain bandwidth product	-40 °C < T < 125 °C	1.4			MHz	
фm	Phase margin	R_L = 10 kΩ, C_L = 100 pF		50		degrees	
Gm	Gain margin	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$		8		dB	

Table 5: Electrical characteristics at Vcc = 36 V, Vicm = Vcc/2, Tamb = 25 °C, and RL connected to Vcc/2 (unless otherwise specified)



Electrical characteristics


Symbol	Parameter	Parameter Conditions		Тур.	Max.	Unit
	Negative slew rate	V_{in} = 22.5 to 13.5 V, A_v = 1, 10 % to 90 %, R_L = 10 k Ω , C_L = 100 pF	0.57	0.88		
SR	-	-40 °C < T < 125 °C	0.44			\//uo
	Positive slew rate	V_{in} = 13.5 to 22.5 V, A_v = 1, 10 % to 90 %, R_L = 10 k Ω , C_L = 100 pF	0.60	1.00		V/µs
		-40 °C < T < 125 °C	0.44			
	Equivalent input noise voltage	f = 1 kHz		20		nV/√Hz
en		f = 0.1 Hz to 10 Hz		0.7		µVpp
THD+N	Total harmonic distortion + noise	$\label{eq:generalized_f} \begin{array}{l} f=1 \ kHz, \ V_{in}=7 \ V_{pp}, \ R_L = 10 \ k\Omega, \\ C_L = 100 \ pF \end{array}$		0.001		%


Notes:

⁽¹⁾Typical value is based on the V_{io} drift observed after 1000h at 125 °C extrapolated to 25 °C using Arrhenius law and assuming an activation energy of 0.7 eV. The operational amplifier is aged in follower mode configuration (see Section 4.5).




57





Electrical characteristics

TSB572



15

20

Input Common Mode Voltage (V)

25

30

35

-40

-60 -

12/27

ò

5

10

DocID028308 Rev 2

-30

-40

-50

0.0

0.5

1.0



Source

Vid=1V

3.5 4.0

Vcc=4V

1.5 2.0 2.5 3.0 Output Voltage (V)

TSB572

5

0

51


4


8

12

16

Electrical characteristics





-0.6

-0.8

-1.0

-1.2

0.0

0.5

1.0

2.0

Time (µs)

1.5

2.5

3.0

3.5

4.0

T=-40°C T=25°C T=125°C

24

28

32


36

RI=10kΩ to Vcc/2


Vid=-0.1V


20


Power supply voltage (V)



















57

Electrical characteristics











4 Application information

4.1 Operating voltages

The TSB572 can operate from 4 V to 36 V. The parameters are fully specified for 4 V, 12 V, and 36 V power supplies. However, the parameters are stable in the full V_{CC} range. Additionally, the main specifications are guaranteed in extended temperature ranges from -40 to 125 °C.

4.2 Input pin voltage ranges

The TSB572 has internal ESD diode protection on the inputs. These diodes are connected between the inputs and each supply rail to protect the input transistors from electrical discharge.

If the input pin voltage exceeds the power supply by 0.2 V, the ESD diodes become conductive and excessive current can flow through them. Without limitation this over current can damage the device.

In this case, it is important to limit the current to 10 mA, by adding resistance on the input pin, as shown in *Figure 35: "Input current limitation"*.




Figure 35: Input current limitation

4.3 Rail-to-rail input

The TSB572 has rail-to-rail inputs. The input common mode range is extended from (V_{CC-}) - 0.1 V to (V_{CC+}) + 0.1 V at T = 25 °C.



4.4 Input offset voltage drift over temperature

The maximum input voltage drift variation over temperature is defined as the offset variation related to the offset value measured at 25 °C. The operational amplifier is one of the main circuits of the signal conditioning chain, and the amplifier input offset is a major contributor to the chain accuracy. The signal chain accuracy at 25 °C can be compensated during production at application level. The maximum input voltage drift over temperature enables the system designer to anticipate the effect of temperature variations.

The maximum input voltage drift over temperature is computed using *Equation 1*.

Equation 1

$$\frac{\Delta V_{io}}{\Delta T} = \max \left| \frac{V_{io}(T) - V_{io}(25 \,^{\circ}\text{C})}{T - 25 \,^{\circ}\text{C}} \right|$$

where T = -40 °C and 125 °C.

The TSB572 datasheet maximum value is guaranteed by measurements on a representative sample size ensuring a C_{pk} (process capability index) greater than 1.3.

4.5 Long term input offset voltage drift

To evaluate product reliability, two types of stress acceleration are used:

- Voltage acceleration, by changing the applied voltage
- Temperature acceleration, by changing the die temperature (below the maximum junction temperature allowed by the technology) with the ambient temperature.

The voltage acceleration has been defined based on JEDEC results, and is defined using *Equation 2*.

Equation 2

$$A_{FV} = e^{\beta \cdot (V_S - V_U)}$$

Where:

 A_{FV} is the voltage acceleration factor

 β is the voltage acceleration constant in 1/V, constant technology parameter (β = 1)

 V_{S} is the stress voltage used for the accelerated test

 V_U is the voltage used for the application

The temperature acceleration is driven by the Arrhenius model, and is defined in *Equation 3*.

Equation 3

$$A_{FT} = e^{\frac{E_a}{k} \cdot \left(\frac{1}{T_U} - \frac{1}{T_S}\right)}$$

Where:

 A_{FT} is the temperature acceleration factor

 E_a is the activation energy of the technology based on the failure rate



k is the Boltzmann constant (8.6173 x 10^{-5} eV.K⁻¹)

 $T_{\rm U}$ is the temperature of the die when $V_{\rm U}$ is used (K)

T_S is the temperature of the die under temperature stress (K)

The final acceleration factor, A_F , is the multiplication of the voltage acceleration factor and the temperature acceleration factor (*Equation 4*).

Equation 4

$$A_F = A_{FT} \times A_{FV}$$

 A_F is calculated using the temperature and voltage defined in the mission profile of the product. The A_F value can then be used in *Equation 5* to calculate the number of months of use equivalent to 1000 hours of reliable stress duration.

Equation 5

Months = $A_F \times 1000 \text{ h} \times 12 \text{ months} / (24 \text{ h} \times 365.25 \text{ days})$

To evaluate the op amp reliability, a follower stress condition is used where V_{CC} is defined as a function of the maximum operating voltage and the absolute maximum rating (as recommended by JEDEC rules).

The V_{io} drift (in μ V) of the product after 1000 h of stress is tracked with parameters at different measurement conditions (see *Equation 6*).

Equation 6

$$V_{CC} = \max V_{op}$$
 with $V_{icm} = V_{CC} / 2$

The long term drift parameter (ΔV_{io}), estimating the reliability performance of the product, is obtained using the ratio of the V_{io} (input offset voltage value) drift over the square root of the calculated number of months (*Equation 7*).

Equation 7

$$\Delta V_{io} = \frac{V_{io} drift}{\sqrt{(month s)}}$$

Where $V_{i \circ}$ drift is the measured drift value in the specified test conditions after 1000 h stress duration.



4.6 Capacitive load

Driving large capacitive loads can cause stability problems. Increasing the load capacitance produces gain peaking in the frequency response, with overshoot and ringing in the step response. It is usually considered that with a gain peaking higher than 2.3 dB an op amp might become unstable.

Generally, unity gain configuration is the worst situation for stability and the ability to drive large capacitive loads.

Figure 36: "Stability criteria with a serial resistor at different supply voltages" shows the serial resistor that must be added to the output, to make a system stable. *Figure 37: "Test configuration for Riso"* shows the test configuration using an isolation resistor, Riso.







Figure 37: Test configuration for Riso





4.7 PCB layout recommendations

Particular attention must be paid to the layout of the PCB tracks connected to the amplifier, load, and power supply. The power and ground traces are critical as they must provide adequate energy and grounding for all circuits. The best practice is to use short and wide PCB traces to minimize voltage drops and parasitic inductance.

In addition, to minimizing parasitic impedance over the entire surface, a multi-via technique that connects the bottom and top layer ground planes together in many locations is often used.

The copper traces that connect the output pins to the load and supply pins should be as wide as possible to minimize trace resistance.

4.8 Optimized application recommendation

It is recommended to place a 22 nF capacitor as close as possible to the supply pin. A good decoupling will help to reduce electromagnetic interference impact.



5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.



5.1 MiniSO8 package information





Table 6: MiniSO8 mechanical data

	Dimensions						
Ref.		Millimeters	rs Inches		Inches		
	Min.	Тур.	Max.	Min.	Тур.	Max.	
А			1.1			0.043	
A1	0		0.15	0		0.006	
A2	0.75	0.85	0.95	0.030	0.033	0.037	
b	0.22		0.40	0.009		0.016	
С	0.08		0.23	0.003		0.009	
D	2.80	3.00	3.20	0.11	0.118	0.126	
E	4.65	4.90	5.15	0.183	0.193	0.203	
E1	2.80	3.00	3.10	0.11	0.118	0.122	
е		0.65			0.026		
L	0.40	0.60	0.80	0.016	0.024	0.031	
L1		0.95			0.037		
L2		0.25			0.010		
k	0°		8°	0°		8°	
CCC			0.10			0.004	



5.2 DFN8 3x3 package information

Figure 39: DFN8 3x3 package outline and mechanical data





6 Ordering information

Table 7: Order codes										
Order code	Temperature range	Package	Packing	Marking						
TSB572IQ2T		DFN8 3x3		K31						
TSB572IYQ2T ⁽¹⁾	-40 °C to 125 °C		DEN8 3x3	DEN8 3x3	DFIN8 3X3	DEN8 3X3	DFIN8 3X3	Tapa and real	K32	
TSB572IST	-40 0 10 125 0	MiniCOR	Tape and reel	K31						
TSB572IYST ⁽¹⁾		MiniSO8		K32						

Notes:

⁽¹⁾Automotive qualification according to AEC-Q100.



7 Revision history

Table 8: Document revision history	Table	8:	Document	revision	history
------------------------------------	-------	----	----------	----------	---------

Date	Version	Changes
12-Oct-2015	1	Initial release
17-Dec-2015	2	Section 2: "Absolute maximum ratings and operating conditions": updated ESD, MM value. Section 6: "Ordering information": removed footnote (1) from order code TSB572IQ2T.



TSB572

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

